If the associativity of a processor cache is doubled while keeping the capacity and block size unchanged, which one of the following is guaranteed to be NOT affected?
Width of tag comparator
Width of set index decoder
Width of way selection multiplexor
Width of processor to main memory data bus